Linear Time Hierarchical Capacitance Extraction without Multipole Expansion

نویسندگان

  • Saisanthosh Balakrishnan
  • Jong Hyuk Park
  • Hyungsuk Kim
  • Yu-Min Lee
  • Charlie Chung-Ping Chen
چکیده

Recently, hierarchical capacitance extraction algorithms have been shown an efficient and accurate capacitance extraction algorithm. An improved algorithm is also proposed to remove its runtime dependency on the number of conductors by a combination of hierarchical and multipole expansion algorithm. In this paper, we show that with the introduction of hierarchical merging operation and supernode representation, we can achieve linear runtime and accuracy without involving multipole expansion. Experimental results show over 1OX runtime improvement and 20X memory saving over the multipole approaches with comparable accuracy and better numerical stability.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Parallel Performance of Hierarchical Multipole Algorithms for Inductance Extraction

Parasitic extraction techniques are used to estimate signal delay in VLSI chips. Inductance extraction is a critical component of the parasitic extraction process in which on-chip inductive effects are estimated with high accuracy. In earlier work [1], we described a parallel software package for inductance extraction called ParIS, which uses a novel preconditioned iterative method to solve the...

متن کامل

A Parallel Implementation of a Fast Multipole Based 3-D Capacitance Extraction Program on Distributed Memory Multicomputer

Very fast and accurate 3-D capacitance extraction is essential for interconnect optimization in ultra deep submicro designs (UDSM). Parallel processing provides an approach to reducing the simulation turn-around time. This paper examines the parallelization of the well known fast multipole based 3-D capacitance extraction program FASTCAP [4], which employs new preconditioning and adaptive techn...

متن کامل

Enhanced QMM-BEM Solver for 3-D Finite-Domain Capacitance Extraction with Multilayered Dielectrics

The computational time and memory of threedimensional (3-D) capacitance extraction have been greatly reduced by using a quasi-multiple medium (QMM) technology, because it enlarges the matrix sparsity produced by the direct boundary element method (BEM). In this paper, an approach to automatically determining the QMM cutting pair number and a preconditioning technique are proposed to enhance the...

متن کامل

Fast Multipole Method for Accelerating the Evaluation of Splines

We consider the problem of interpolating scattered data using spline methods and present a general framework of using the multipole method to accelerate the evaluation of splines. The method depends on a tree-data structure and two hierarchical approximations: an upward multipole expansion approximation and a downward local Taylor series approximation. We also illustrate the performance of the ...

متن کامل

The Hierarchical h-Adaptive 3-D Boundary Element Computation of VLSI Interconnect Capacitance

In VLSI circuits with deep sub-micron, the parasitic capacitance from interconnect is a very important factor determining circuit performances such as power and time-delay. The Boundary Element Method(BEM) is an effective tool for solving Laplacian’s equation applied in the parasitic capacitance extraction. In this paper, a hierarchical h-adaptive BEM is presented . It constructs a 3-D linear h...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001